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Abstract—Employing low-resolution analog-to-digital con-
verters (ADCs) for millimeter wave receivers with large an-
tenna arrays provides opportunity to efficiently reduce power
consumption of the receiver. Reducing ADC resolution,
however, results in performance degradation due to non-
negligible quantization error. In addition, the large number
of radio frequency (RF) chains is still not desirable. Ac-
cordingly, conventional low-resolution ADC systems require
more efficient designs to minimize the cost and complexity
while maximizing performance. In this article, we discuss
advanced low-resolution ADC receiver architectures that
further improve the spectral and energy efficiency tradeoff.
To reduce both the numbers of RF chains and ADC bits,
hybrid analog-and-digital beamforming is jointly considered
with low-resolution ADCs. We explore the challenges in
designing such receivers and present key insights on how
the advanced architectures overcome such challenges. As an
alternative low-resolution ADC receiver, we also introduce
receivers with learning-based detection. The receiver does
not require explicit channel estimation, thereby is suitable for
one-bit ADC systems. Finally, future challenges and research
issues are discussed.
I. INTRODUCTION
Millimeter wave (mmWave) massive multiple-input
multiple-output (MIMO) communication systems offer a
substantial increase in data rate thanks to the availability
of wide bandwidth and packing of many antennas in a
small array space [1]. The problem of prohibitively large
power consumption, however, becomes a major imple-
mentation challenge due to the large number of antennas
coupled with high sampling rates. Traditionally, the large
antenna arrays accompany a large number of RF chains
followed by a large number of high-resolution ADCs.
The power consumption of ADCs scales exponentially in
the number of quantization bits b, thereby driving high-
speed and high-resolution ADCs to be the primary power
consumers in the mmWave massive MIMO systems [2].
Accordingly, low-resolution ADC systems have at-
tracted considerable attention as a low-power solution
and showed improved tradeoff between spectral efficiency
(SE) and energy efficiency (EE) [3]. Nevertheless, there
are certain limitations in using low-resolution ADCs,
namely: (i) the SE loss from the non-negligible quan-
tization error is still discouraging; and (ii) conventional
low-resolution ADC systems only reduce the number of
quantization bits while still maintaining a large number
of RF chains. Consequently, an elaborate design of the
low-resolution ADC receiver architecture is desirable to
overcome such limitations.
Recently, to reduce both the numbers of RF chains
and quantization bits, hybrid analog-and-digital beam-
forming (HBF) is jointly considered with low-resolution
ADCs [4]–[6]. HBF for low-resolution ADC systems
achieves a potential EE gain compared to fully digital
BF (DBF) with low-resolution ADC systems [4]. A naive
combination of HBF with a low-resolution ADC receiver,
however, cannot achieve the full potential of the large
antenna arrays due to the increased quantization error [5],
[6]. This shows the additional limitation of using a low-
resolution ADC in terms of reducing the number of RF
chains: state-of-the-art HBF techniques developed for per-
fect quantization systems cannot be directly used. Hence,
the HBF for low-resolution ADC receivers need to be re-
designed to fully utilize its potential advantage.
In this article, we introduce advanced low-resolution
ADC receiver architectures for mmWave massive MIMO
communications. We first focus on the low-resolution
ADC receiver architecture with HBF and present two
advanced receiver architectures that further improve the
SE-EE tradeoff by addressing key design challenges. In
the following sections, we detail the challenges in design-
ing a HBF receiver with quantization error and highlight
the potential design optimization aspects to manage the
quantization error. We further explain key insights on how
the proposed advanced receiver architectures overcome
such challenges based on both theoretical and numerical
results. In addition, we introduce an alternative receiver
architecture, called a learning-based blind receiver, which
does not require explicit channel estimation. Finally, we
conclude with a discussion on future research directions
associated with remaining design challenges.
II. HYBRID BEAMFORMING FOR LOW-RESOLUTION
ADC RECEIVER
HBF was initially introduced in [7]. The key idea is to
project high-dimensional signals onto an low-dimensional
subspace by employing analog BF (ABF) followed by
processing using DBF [8], [9]. HBF entered the limelight
of standard organizations such as 3GPP, after mmWave
communication was considered for 5G communications.
The motivation for HBF in mmWave communications
emerges from the sparse nature of the mmWave channels
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2which enables analog/hybrid BF architectures to reduce
the number of RF chains with negligible impact on the
SE [9]. To be specific, the HBF approach can be imple-
mented in an energy-efficient manner for sparse mmWave
channels by collecting most of the channel gains via ABF
on a smaller number of RF chains and by managing
inter-user (or intra-user) interference via DBF within the
reduced dimensional subspace. Therefore, utilizing HBF
for low-resolution ADC systems can create an opportunity
to further improve the SE-EE tradeoff by reducing both
the numbers of RF chains and quantization bits.
A. Advantages of Hybrid BF for Low-Resolution ADC
Receiver
By employing HBF, low-resolution ADC systems can
further reduce the power consumption at the receivers
thanks to the reduced number of RF chains, and hence
can be utilized in a variety of use cases such as drone
communications and low-power-consumption Internet-of-
Things device communications. Since such use cases
require operation for a long period without a source of
power supply, it is difficult to realize them with high-
speed and high-resolution ADC systems.
In addition, one of the pioneering works on HBF with
low-resolution ADCs showed that the HBF architecture
achieves a better EE with low-resolution ADCs than
with high-resolution ADCs [4]. The simulation study in
[4] further demonstrated that the HBF architecture can
achieve a comparable SE to the fully-digital solution in the
low and intermediate SNR range. These results not only
verify potential benefits of the HBF for low-resolution
ADC systems with respect to EE but also confirm that
its SE is not much degraded from that of the fully DBF
for low-resolution ADC systems.
Related to these advantages, it is shown in [5] that either
HBF or fully DBF can achieve a better SE-EE tradeoff
in low-resolution ADC systems depending on the power
consumption characteristics of the mmWave receivers.
Although there are certain cases where the fully DBF
yields the best SE-EE tradeoff, it is remarkable that for
some other cases, the performance of HBF systems with
even simple hybrid combining methods can be comparable
to or superior to that of fully DBF in the low-resolution
ADC regime.
B. Challenges in Low-Resolution ADC System Design
Although adopting HBF to low-resolution ADC sys-
tems is a potential power-efficient solution for massive
MIMO communications, challenges are still remaining
in optimizing the systems. Rigorous analysis for low-
resolution ADC systems is complex since the quantiza-
tion process is non-linear and the quantization error is
intertwined with the channel coefficients. To resolve the
difficulty, there have been several linear quantization mod-
els used in the literature such as Bussgang decomposition
and additive quantization noise model (AQNM). Using the
Bussgang decomposition, key communication functions
such as a channel estimator were developed and analyized
in one-bit ADC systems [10]. Contrary to the Bussgang
decomposition that often focuses on one-bit systems, the
AQNM has been widely adopted in the literature to
design or analyze general low-resolution ADC systems.
Because of its tractability, low-resolution ADC systems
were analyzed from both theoretical [4] and numerical
perspectives [5]. Regarding the HBF design, it is still
challenging to find the optimal BF coefficients in low-
resolution ADC systems even with the linear quantization
models. This is because of the direct dependency between
quantization error and the analog combined channels
under the constant modulus constraint on each element
of the analog combining matrix.
When designing HBF for low-resolution ADC systems,
one should consider the main bottleneck in low-resolution
ADC systems which is the limited resolution and dynamic
range. The quantization error becomes large in low-
resolution ADC systems, and a small signal component
can be easily buried in the quantization noise when the
input signal power is high. Furthermore, a large input
signal component could lead to ADC saturation, which
can cause signal clipping. Those problems need to be ad-
dressed by re-designing the receiver’s analog components
such as 1) analog combiner and 2) ADCs. In the next
section, we introduce novel architectures for mmWave
communications with low-resolution ADCs.
III. ADVANCED RECEIVER ARCHITECTURES
We introduce two advanced receiver architectures that
re-design the analog components: the analog combiner
and ADCs. They employ phase-shifter based HBF for
low-resolution ADC systems. Then, we briefly present
an alternative data-driven receiver that decodes coarsely
quantized signals without explicit channel knowledge. The
advanced receivers increase the SE while maintaining
similar power consumption or even reducing it compared
to conventional HBF for low-resolution ADC receiver ar-
chitectures, thereby extending their SE-EE tradeoff region.
A. Two-Stage Analog Combining Receiver
Existing HBF techniques were developed for a high-
resolution ADC which does not take into account the im-
pact of the non-negligible quantization error. Accordingly,
a two-stage analog combining receiver architecture was
proposed for mmWave communications in [11] as a near
optimal analog combining architecture for low-resolution
ADC systems in maximizing capacity. As shown in Fig. 1,
the two-stage analog combining receiver employs two
3Figure 1. Two-stage analog combining architecture with key insights
and principle.
consecutive analog combiners with different sizes. For
the first analog combiner, the number of outputs is less
than the number of receive antennas Nr and equals to the
number of RF chains NRF. The numbers of inputs and
outputs of the second analog combiner are the same as
NRF, i.e., an NRF square matrix.
Asymptotic optimality in the number of RF chains can
be achieved if (1) the first analog combiner is the left-
singular vectors of the channel matrix and (2) the second
analog combiner is any NRF dimensional orthonormal
matrix that satisfies the constant modulus condition on its
elements [11]. When the optimality conditions are met,
the capacity increases logarithmically with the number
of RF chains, which is an optimal scaling law, whereas
the capacity with only the first analog combiner is upper
bounded by a constant value. In addition, the capacity
with the two-stage analog combiner can be maximized
when nonzero channel singular values are the same.
Fig. 1 shows the insight on how the two-stage analog
combiner achieves such optimality. When the described
conditions are met, the first analog combiner collects the
entire channel gains into the smaller dimension and the
second analog combiner spreads the gains evenly over
all RF chains. Consequently, there is ideally no loss
in the channel gain, and all ADCs generate moderate
quantization errors thanks to the balanced signal power
over the RF chains. Although the second analog combiner
matrix does not reduce the total quantization error since
it is orthonormal, it plays a key role in reducing the quan-
tization error for the desired signals, which we define as
effective quantization error, by changing the distribution
of the channel gains.
In [11], the first analog combiner is designed with array
response vectors (ARVs) to satisfy the constant modulus
condition while achieving the performance of singular
vector decomposition combining. Exploiting the sparse
mmWave channels in the beam domain, the ARVs can
nearly meet the optimality condition for the first analog
combiner. The second analog combiner is designed with
a discrete Fourier transform (DFT) matrix or Hadamard
matrix which adds the quadratic computational complexity
of NRF. This shows that the two-stage analog combining
architecture provides a favorable structure for implement-
Figure 2. The average signal power on each RF chain for 128 BS
antennas, 16 RF chains, 4 users, 64-QAM constellation, and 2 average
channel paths at SNR = 10 dB.
ing the analog combiner that closely satisfies the opti-
mality conditions with a constant modulus constraint on
each element. In addition, the second analog combiner
does not depend on the channel conditions. Therefore,
it can be implemented with fixed phase shifters without
requiring additional power consumption on steering the
phases. Furthermore, if NRF is a power of two, the fast
Fourier transform version of the DFT calculation can be
implemented, which only adds the linearithmic complexity
of NRF compared to the conventional HBF.
Adopting a narrowband geometry-based channel model
as in [11] for 2 average channel paths, the average signal
powers on each RF chain are compared in Fig. 2 for the
two-stage and conventional one-stage analog combining
cases when the first analog combiner is designed with
ARVs as in [11]. The signal power of the two-stage
case is distributed evenly over the RF chains whereas
that of the one-stage case is concentrated on a few RF
chains. Accordingly, for the one-stage case, the large
signals on a few RF chains, which are mostly desired
signal components, suffer from large quantization distor-
tion while the small signals on many of the RF chains,
which are mostly noise components, experience small
quantization distortion. Consequently, adding the second
analog combiner can reduce the effective quantization
error by evenly spreading the signal power. Thus, it
potentially mitigates the forementioned problems caused
by the limited resolution and dynamic range of ADCs.
B. Resolution-Adaptive ADC Receiver
To apply the existing state-of-the-art HBF techniques
developed for perfect quantization systems with minimal
performance degradation, a resolution-adaptive ADC re-
ceiver was proposed in [12]. This work provides a near
4Figure 3. Resolution-adaptive ADC with HBF architecture with key
insights and principle.
optimal ADC bit distribution that minimizes the total
mean square quantization error (MSQE) under limited
power consumption, which leads to an increase in the
SE. As shown in Fig. 3, the proposed receiver changes
the resolution of each ADC depending on the aggregated
channel gain on each ADC, thereby using a limited
power budget efficiently. To this end, the receiver first
computes the closed-form solution in [12] based on a
channel estimate to determine bit allocation, and use the
bit allocation to change the ADC bit resolution.
The number of allocated bits for each ADC increases
logarithmically with the associated channel gain, i.e., more
bits to the ADC with a larger channel gain as shown
in Fig. 3. The derived bit-allocation solution has two
different interpretations: (1) in the high signal-to-noise
ratio (SNR) range, it minimizes the total quantization
error and (2) in the low SNR range, it maximizes the
generalized mutual information which serves as a lower
bound on channel capacity. Therefore, the derived bit
allocation solution is expected to be effective in both high
and low SNR ranges.
When the power consumption of NRF ADCs with a
fixed resolution of b¯ bits is set as a power constraint,
the near optimal bit allocation for the ith pair of ADCs
becomes logarithmically proportional to the cube root of
the aggregated channel gain at the ith RF chain. Once the
bit distribution is determined, it remains unchanged during
the channel coherence time or a longer time duration such
as the coherence time for the large scale fading or the
angles of arrivals or departures. Since the bit allocation is
a closed-form solution [12], the additional computational
complexity is the linear of NRF and Nu for computing
the aggregated channel gains where Nu is the number of
transmitted symbols.
Since the bit allocation solution minimizes the total
quantization errors, this also reduces the effective quanti-
zation error. Therefore, it can also mitigate the problems
caused by the limited resolution and dynamic range of
low-resolution ADCs. Note that the beam domain channel
vector that the receiver sees after the analog combining is
sparse in mmWave communications. Accordingly, more
selective bit allocations can be realized, thereby providing
a larger benefit. In Fig. 4, the total MSQE results with
Figure 4. The total MSQE for 128 BS antennas, 16 RF chains, 4 users,
64-QAM constellation, and 2 average channel paths at SNR = 10 dB.
Quantization bits indicate the constraint bits b¯ for the adaptive ADC case
and the actual ADC bits for the other cases.
the same ARV-based analog combiner demonstrate that
the adaptive ADC receiver reduces the quantization error
more than 30% from the other receivers with fixed-
resolution ADCs. Therefore, the state-of-the-art HBF tech-
niques for perfect quantization systems can be applied
with reduced performance degradation.
As an example of the bit allocation result, 27.5%,
47.7%, 23.54%, and 1.25% of the ADCs are allocated 0, 1,
2, and 3 bits on average, respectively, for the same system
configuration as Fig. 4 with the constraint bit b¯ = 1.
This means that allocating equal bits to all ADCs is far
from minimizing the quantization error. In addition, when
the bit constraint is very small, some ADCs are assigned
with zero bit. The RF components associated with zero-
bit ADCs can be turned off during the channel coherence
period, thereby providing additional power saving to the
receiver.
C. Learning-based Blind Receiver
Here we introduce a different type of advanced receivers
as a guide toward future architectures. To avoid channel
estimation which is particularly more challenging in low-
resolution ADC systems, a learning-based blind receiver
architecture was developed in [13], [14]. This receiver
decodes quantized signals without requiring any explicit
channel estimation and provides similar performance to
the receiver with perfect channel information. As shown in
Fig. 5, the fundamental idea behind this receiver is to learn
characteristics of the quantized outputs at each antenna
instead of estimating the channel state information (CSI),
by considering the channel and quantization functions as
a black box. When the quantized outputs are obtained dur-
ing the training phase, the receiver counts the frequency
of each quantized output and considers it as a likelihood
5Figure 5. Learning based blind detection receiver architecture with key
insights and principle.
function for an associated training symbol. Leveraging
the likelihood functions, the receiver can perform symbol
detection using, for example, the maximum likelihood and
minimum distance detection.
However, the main problem of this receiver is the large
dependency on the training length for each combination
of transmit symbols Ntr. Particularly in the medium to
high SNR regime, it is highly likely to obtain the same
quantized outputs at many antennas during the training
phase, i.e., Ntr zeros or ones at each antenna for the one-
bit ADC case, since the channel is invariant during the
training. Then, the likelihood probability for the training
symbol at such antenna is either zero or one. This does
not provide valid information when using maximum likeli-
hood detection, and even wipes out the entire information
obtained during the training phase, thereby severely de-
grading the detection capability. Therefore, a prohibitively
large number of training symbols is required to obtain
desirable likelihood functions over most antennas at every
channel coherence time.
A coding theoretic approach [13] and a signal process-
ing approach [14] depicted in Fig. 5 were proposed to
overcome such challenge, by significantly reducing the
training length Ntr. In [13], the receiver first estimates
the quantized outputs without additive noise and con-
siders the estimated outputs as a codeword. Then, the
transition probability of each element of the codeword
is also estimated at each antenna. Using the estimated
codeword and transition probabilities, the receiver decodes
the transmitted symbols based on the weighted minimum
distance detection. As a different approach, a dithering
technique is used during the training phase in [14] to
increase the robustness of learning likelihood functions.
Adding dithering signals provides artificial noise to the
received signals and decreases the probability of observing
Ntr zeros or ones. Then, the actual likelihood function
is derived from the obtained likelihood functions of the
dithered signals and used for maximum likelihood detec-
tion.
Although the proposed techniques greatly reduce the
training length Ntr for each training symbol, the number
of training symbols that increases exponentially with the
number of users still remains as a primary bottleneck of
realizing such receiver, where M and Nu denote the mod-
ulation order and the number of user symbols. Therefore,
this architecture still needs more investigation to manage
the large number of training symbols Nsym when there
are many users with high-order modulations. Despite of
this limitation, the learning-based blind receiver can be
considered as a potential receiver architecture especially
for one-bit ADC systems since channel estimation is
particularly more challenging in one-bit ADC systems. In
addition, switch-based analog combining can be further
adopted to reduce the number of RF chains by selecting
only the antennas that provide well-trained likelihood
functions.
IV. SPECTRAL AND ENERGY EFFICIENCY
Since maximizing SE would hurt EE and vice versa,
achieving the best SE-EE tradeoff is important. In Fig. 6,
the SE-EE tradeoff is evaluated for the two-stage ana-
log combining, resolution-adaptive ADC, and one-stage
analog combining receivers with the channel model used
in [11]. ARV-based analog combiners are used for the
first analog combiner of the two-stage analog combining
receiver as in [11] and also used for analog combiners
of the resolution-adaptive ADC and one-stage analog
combining receivers. Each point in the curves represents
the SE-EE tradeoff result for 3 to 7 quantization bits per
ADC for the case of 128 base station (BS) antennas. In
computing the power consumption of analog components,
we use PLNA = 39mW, PPS = 2mW, PM = 16.8mW,
PLO = 5mW, PLPF = 14mW, and PBBamp = 5mW for a
low noise amplifier, phase shifter, mixer, local oscillator,
low-pass filter, baseband amplifier [5], respectively We use
PADC in [12] for the ADC power consumption.
Unlike the fully DBF with low-resolution ADC receiver,
the HBF with low-resolution ADC receivers provide var-
ious SE-EE tradeoffs for both different numbers of RF
chains and bits with an extended SE-EE tradeoff region.
As the number of bits increases, the SE and EE both
increase, and the EE starts to decrease due to the larger
increase in power consumption compared to the increase
in the SE. When the number of RF chains increases,
although the SE increases as more channel gains can be
collected, the EE can decrease if the SE increase is smaller
than the increase in power consumption. Therefore, there
exists an optimal tradeoff between the numbers of RF
chains and bits. The HBF based receivers achieve the
best SE-EE tradeoff with 6 to 7 bits per ADC for 12
to 20 RF chains, whereas the fully DBF based receiver
shows the best tradeoff with 4 to 5 bits and suffers from
high power consumption for more than 5 bits due to the
large number of RF chains and ADCs. The best SE-EE
tradeoffs achieved by the HBF-based low-resolution ADC
receivers can have both high SE and EE whereas the
fully digital low-resolution ADC receiver shows limited
EE performance with high SE. This demonstrates the
6Figure 6. Simulation results with 4 users, 2 average channel paths,
SNR = 10 dB, and fs = 1 GHz bandwidth for {12, 16, 20} RF chains.
SE and EE points for 3− 7 bits are simulated. The Pareto boundary is
for each method in the numbers of bits and RF chains.
advantage of deploying the HBF for low-resolution ADC
systems.
Among the HBF based receivers, the resolution-
adaptive ADC receiver shows the best SE-EE performance
since it reduces both the total quantization error and
effective quantization error. Although the two-stage analog
combining receiver does not reduce the total quantization
error, it also shows an improved SE-EE performance
compared to the one-stage analog combining receiver by
reducing the effective quantization error. We remark that
for the same number of ADC bits, the adaptive ADC
receiver achieves the highest SE and the two-stage analog
combining receiver reveals an improved SE in most cases
compared to the conventional one-stage analog combining
receiver. Thus, the two advanced receivers achieve higher
SE-EE tradeoffs.
V. KEY CHALLENGES AND FUTURE DIRECTIONS
In this section, we highlight the key challenges and
potential research directions for mmWave receiver archi-
tectures with low-resolution ADCs.
Extensions to sub-array architectures: The current
3GPP standards of 5G NR are mainly developing under a
sub-array HBF architecture because of its relatively simple
implementation. It is therefore important to extend the
proposed low-resolution ADC receivers to the sub-array
architecture where only a subset of antennas is connected
to each RF chain. For example, one initial approach would
be to use a sub-array analog combiner as a first analog
combiner followed by a second analog combiner that
satisfies the constant modulus condition. Based on the
same insight shown in Fig. 1, one can expect performance
improvement from a conventional sub-array based HBF
receiver with low-resolution ADCs.
Extensions to frequency-selective channels: Another
important research direction is to identify potential ad-
vantages of the proposed architectures in an orthogonal
frequency-division multiplexing system. The advanced re-
ceivers have been analyzed under the narrowband channel
assumption to validate their advantages in the initial stage.
Nonetheless, assuming that the first stage analog combiner
is designed to match strong signal paths in a wideband
sense as the standards specify, it is more likely for the
second stage analog combiner to play a key role in
reducing the effective quantization errors in the mmWave
bands. Developing efficient solutions to address these
challenges in wideband channels is an important future
research direction.
Channel estimation: In the 5G standards, ABF of
the transceiver is selected from pre-defined codebooks
through beam sweeping. Then, the channel estimation is
performed via sounding reference signals to obtain the CSI
of the effective channels after composing the ABF. There-
fore, it is somewhat challenging, in the current standards,
to select the ABF in a sophisticated manner since it should
be done without the CSI. For the proposed architectures,
the average signal-to-quantization-noise-ratio of the pilot
symbols could be improved from the conventional archi-
tecture. Accordingly, considering the various aspects of
the 3GPP standards, it is important to develop efficient
channel estimation strategies for mmWave receivers with
low-resolution ADCs. These strategies could also leverage
prior observations and machine learning tools to reduce
the channel training and estimation overhead [15].
VI. CONCLUSION
Low-resolution ADCs provide advantages in reducing
hardware cost and power consumption in mmWave mas-
sive MIMO systems. However, the performance degrada-
tion due to non-negligible quantization error and the large
number of RF chains are still not desirable. In this article,
we described advanced receiver architectures that employ
low-resolution ADCs and described key insights and
underlying principles. Employing hybrid beamforming
jointly with low-resolution ADCs offers the opportunity
to reduce both the number of RF chains and quantiza-
tion bits. Leveraging this benefit, the two-stage analog
combining and resolution-adaptive ADC receivers focus
on optimizing the analog combiner and ADC resolutions
to reduce the effective quantization error, respectively.
We also introduced a learning-based low-resolution ADC
receiver which decodes symbols without the CSI via
a simple learning process and can be considered as a
potential data-driven receiver architecture for one-bit ADC
systems. Although many challenges still remain to realize
the proposed receivers, theoretical and numerical studies
validated their high potential.
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